AUS920010915US1
Chatterjee et al.
Dynamic Sizing Logic for Dump List Generation

1/2

FIG. 1

100

PROCESSOR CARD

111a

PROCESSOR 112a

CACHE 113a

· · ·

PROCESSOR CARD

111n

PROCESSOR 112n

CACHE 113n

115

BUS

MEMORY CARD

LOCAL MEMORY

DIMM

DIMM 116

123

121 DATA SWITCH

122 MEMORY CONTROLLER/CACHE

120

SYSTEM PLANAR

136 HARD DISK

117 BUS BRIDGE

118 BUS BRIDGE

130 SCSI HOST ADAPTER

TO I/O DRAWERS

PCI BUS

GRAPHICS ADAPTER 131

ISA BRIDGE 128 132

NVRAM 140

SYSTEM FIRMWARE 141

SYSTEM BUS

PCI BRIDGE 125

SERVICE PROCESSOR 144

119

PCI BRIDGE 126

134 NETWORK ADAPTER

ISA BUS 129 133

SERIAL 1

SLOT

NIO CONTROLLER

135a

SERIAL 2

PCI BUS 127

SLOT

135n

137 FLOPPY

NIO PLANAR 124

139 MOUSE

138 KEYBOARD

AUS920010915US1
Chatterjee et al.
Dynamic Sizing Logic for Dump List Generation

2/2

FIG. 2

202   204   206   208

| CHIP | CHIP | CHIP | CHIP |

230

DIAGNOSTIC CODE   212   210

DUMP LIST

STATIC ARRAYS

MEMORY

220

FIG. 3

BEGIN

302 — DETERMINE DUMP MODE

304 — DETERMINE ARRAY SIZES

306 — CALCULATE AMOUNT OF MEMORY FOR DUMP LIST

308 — BUILD DUMP LIST

310 — SAVE HARDWARE DUMP INFORMATION ELEMENTS INTO MEMORY

END